



...in 2050



José A. Cobos


April 1st, 2023

**Three Corners Power Electronics
Extended Collaboration
(3C-PEEC) Workshop**


*Moving Towards a Carbon-Free
World by 2050*

#1 Adoption of VA area models

Reconfigure SOURCE, LOAD & power architecture




...in 2050




#2 Use HV devices in LV applications

"i" impacts more than "v" on conduction loss



#3 SURFACE power delivery

Generate LOAD current ubiquotously (Extension of "Point of Load")




José A. Cobos

April 1st, 2023




Three Corners Power Electronics
Extended Collaboration
(3C-PEEC) Workshop

Moving Towards a Carbon-Free
World by 2050

 $\times 10^{10}$

#1 Adoption of VA area models

Reconfigure SOURCE, LOAD & power architecture




"Processed" Power, instead of "supplied" power, is calculated to SYNTHESIZE Power converters & RECONFIGURE sources & Loads


#1 Adoption of VA area models

Reconfigure SOURCE, LOAD & power architecture

In 2023...




...in 2050



In 2023...


Stacking
(DPP)



60W “processed”

330W “supplied”

What is the minimal power
to be processed?



30W “processed” !!

...in 2050

Student quiz at UPM




#1 Adoption of VA area models

Reconfigure SOURCE, LOAD & power architecture


Reconfigurability

22.5W "processed" !!

20W "processed" !!



15W "processed" !!




75% less
power
processing

In 2023...

"supplied" power is used for optimization

40% less
power
processing**...in 2050**

"processed" power is used for optimization

**DPP+** **67.2W**
Partial Power**38.4W** **DPP****60V, 3.2A (192W)**

12V, 3.2A (38.4W)

R

R

R

R

R


Differential Power Processing

a) $\Sigma P_{out} = 38.4 \text{ W}$
b) $\Sigma P_{diff} = 38.4 \text{ W}$
c) $P_{dir} = 153.6 \text{ W}$



#2 Use HV devices in LV applications

“i” impacts more than “v” on conduction loss



Data Centers

100A → 2000A
(μP) (AI, HPC)

H₂

100's kA
(Electrolysis)

What is the optimum power topology & power devices
for high current applications?

#2 Use HV devices in LV applications

“i” impacts more than “v” on conduction loss


In 2023...

- 50% duty cycle


...in 2050

- 90% duty cycle

“Low Voltage” power switches
for High Voltage applications



“High Voltage” power switches
for Low Voltage applications




Vertical Stacked LEGO-PoL CPU Voltage Regulator


Jaeil Baek, Member, IEEE, Youssef Elasser, Student Member, IEEE, Kaladhar Radhakrishnan, Senior Member, IEEE, Houle Gan, Senior Member, IEEE, Jonathan P. Douglas, Harish K. Krishnamurthy, Senior Member, IEEE, Xin Li, Member, IEEE, Shuai Jiang, Member, IEEE, Charles R. Sullivan, Fellow, IEEE, and Minjie Chen, Senior Member, IEEE

#2 Use HV devices in LV applications


"i" impacts more than "v" on conduction loss



$$i_{rms} = \frac{I_{DCport}}{\sqrt{d}} \longrightarrow Loss_{\boxplus} = \frac{I_{DCport}^2}{d} \cdot R_{DSon\boxplus}$$




Optimize for
CONDUCTION LOSSES



#2 Use HV devices in LV applications

“i” impacts more than “v” on conduction loss





Conduction Loss

$$Loss_{\boxplus} = \frac{I_{DCport}^2}{d} \cdot R_{DSon\boxplus}$$

Breakdown Voltage



d High duty cycle needed

optimum “d” depends on
Semiconductor **TECHNOLOGY**
(Si, GaN, SiC)



#2 Use HV devices in LV applications

“i” impacts more than “v” on conduction loss




High Voltage - low R_{dson} power switches
are needed for
high current applications

For 1V output

$D=96\%$

25V devices





#2 Use HV devices in LV applications

"i" impacts more than "v" on conduction loss


Optimum "D"
50% ??

Apparently YES,
but NOT for low voltage, kA applications,
D= 90% is better !!




#3 SURFACE power delivery

Generate LOAD current ubiquotously (Extension of “Point of Load”)



Data Centers H₂

100A → 2000A 100's kA
(μP) (AI, HPC) (Electrolysis)





What is the optimum delivery path for high current applications?



- Generate load current “locally”
- Short path

#3 SURFACE power delivery

Generate LOAD current ubiquotously (Extension of "Point of Load")




4 segments 1-turn winding




#3 SURFACE power delivery



Generate LOAD current ubiquotously (Extension of “Point of Load”)



TOP - DOWN



SURFACE







#3 SURFACE power delivery

Generate LOAD current ubiquotously (Extension of “Point of Load”)


In 2023...

Discrete




...in 2050

Integrated



http://maltiel-consulting.com/Semiconductor_Manufacturing_101_maltiel-consulting.html

Power conversion is one more layer of the digital circuit



Press headlines

In 2023...

...in 2050

Process Less power

1. RECONFIGURATION of Sources & loads and SYNTHESIS of the power architecture:

- "supplied" power is calculated
- "stacking" sources or loads

- "processed" power is calculated
- "reconfiguration" sources & loads
- "synthesis" of power converters

High current (kA) applications requires lower CONDUCTION LOSS

2. HV voltage semiconductors, to reduce RMS current by high duty cycles

- 50% duty cycle
- FOM: Rxq

- 90% duty cycle
- FOM: $Rxarea$

3. Power Delivery: generate load current (kA) ubiquotously

- "Lateral" & "Vertical" power delivery
- "Rectifiers" based on semiconductors

- "Surface" power delivery
- "Faradays" paradox gets rid of the rectifiers

VA models

